- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The translation registers in the PCIe controller, which translates the requests from the SGDMA controller to PCIe 64 bit address bus requests, and hence, memory accesse requests in the CPU memory.
If they are set wrong, we may not be doing DMA transfers to the physical address . It looks like the A2P_ADDR_SPACE0 field should be set to 0x01. Can you please let me know if this configuration is right?Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page