FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

PCIE Address Translation

Honored Contributor II

The translation registers in the PCIe controller, which translates the requests from the SGDMA controller to PCIe 64 bit address bus requests, and hence, memory accesse requests in the CPU memory.  

If they are set wrong, we may not be doing DMA transfers to the physical address . 



It looks like the A2P_ADDR_SPACE0 field should be set to 0x01. 



Can you please let me know if this configuration is right?
0 Kudos
0 Replies