FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

PCIE Gen4x16 example design

10
Beginner
303 Views

Hi,

 

The downstream component is backpressing by deasserting ready, but upstream component cant be backpressed.

 

can you please clarify the below questions:
1.Testcase flow of PCIe BFM. How to execute different tests?(Which
Modules need to look )

2.Need procedure for Testing Memory write and
Read (32- and 64-bit address) TLP's.

3.How to configure the Descriptor
for DMA modes(Write and Read) in PCIE RC BFM?

 

 

Thanks in Advance
Indirapriya

 

0 Kudos
1 Solution
Rahul_S_Intel1
Employee
251 Views

Hi ,

 The information avaialble for the above is from the below user guide .

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.p...

Kindly requesting to refer the UG

View solution in original post

1 Reply
Rahul_S_Intel1
Employee
252 Views

Hi ,

 The information avaialble for the above is from the below user guide .

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.p...

Kindly requesting to refer the UG

View solution in original post

Reply