FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6228 Discussions

PCIE changes between Quartus 10.0 and 10.1

Honored Contributor II

I regenerated a PCIE block (stratix IV, hard IP) that was originally done in 10.0 with Quartus 10.1, and there are three new ports, busy_altgxb_reconfig, fixedclk_serdes and rc_rx_digitalreset. In the _plus version, there are two new ports, fixedclk_serdes and reconfig_clk_locked.  


Is there any documentation describing these ports? The PCI Express users guide seems to be current for the 10.0 version. Should I even be using the 10.1 block? Thanks.
0 Kudos
0 Replies