PCIE retraining count in QSYS

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PCIE retraining count in QSYS

1,167 Views

Hi all, I want to implement a counter to track the number of times retraining occurs on my PCIE link. I could do that earlier with the LTSSM bus on a previous IP but can't see this bus when using QSYS though I think you can see this bus in the soft ip version. Is there another way of tracking when retraining occurs with the signals available in qsys or is the LTSSM bus available somewhere so that i can export it to the top level?

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.