Is the PCIe Avalon-MM implementation limited to 64 bit transfers? I'm not seeing the PCIe IP use the Avalon byteenables correctly to size the transfer. Is the IP limited to only supporting 64-bit accesses?
Did you ever figure this out, I am wondering this myself. I am having a problem because it accesses a register that triggers an event on a read.
For more complete information about compiler optimizations, see our Optimization Notice.