FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

PCIe BAR Addressing in QSys Design

Altera_Forum
Honored Contributor II
856 Views

Hi, 

I have successfully simulated "PCI Express Hard IP end point design with Qsys" in QII 11.0.  

We are following the same configuration except that our root port is a DSP (our endpoint is Cyclone IVGX).  

It has onchip memory and DMA. The Qsys design has BAR 0:1 as 64 bit prefetchable and targeted to access on chip memory; but Qsys address map shows 32 bit addressing (0x00200000 - 0x00200fff) which is around 4KB;  

1) should this be 64 bit addressing?  

2) It also has BAR2 as 32-bit non-prefetchable targeting CRA and DMA.  

I have following address mapping:  

- onchip_memory_0.s1 (bar 1_0) = (0x00200000 - 0x00200fff)  

- pcie_hard_ip_0.cra (bar2) = (0x00000000 - 0x00003fff)  

- dma_0.control_port_slave = (0x00004000 - 0x0000403f)  

3) the guys at the rootport side want the final addresses, and I am not able to tell them the final BAR addresses based on the above info.  

4) Address translation table if required has to be done on endpoint side or root port side?  

 

Regards,  

Binayak.
0 Kudos
0 Replies
Reply