FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

PCIe Cyclone V Root Port RP_Master

Altera_Forum
Honored Contributor I
766 Views

HI, 

does anybody know what the RP_Master Port is used for? It´s not mentioned in the Hard IP user´s guide. 

In the example´s the port is connected to memory, does anybody know why? 

 

Thanks, 

Holger
0 Kudos
0 Replies
Reply