FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

PCIe Endpoint rx_st_valid Behavior

Altera_Forum
Honored Contributor II
1,088 Views

I have a question about the Altera PCIe Endpoint (all generations). Assuming rx_st_ready does not drop, when rx_st_valid is raised with rx_st_sop, will it remain raised until rx_st_eop is asserted ? In other words, does the PCIe Endpoint guarantee that when a TLP is received and rx_st_ready remains high that the entire TLP be presented on consecutive cycles without interruption?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
91 Views

rx_st_valid and rx-st_ready should remain asserted from the assertion of rx_st_sop until rx_st_eop is deasserted. Otherwise TLP data lose may occured.

Altera_Forum
Honored Contributor II
91 Views

Fyi rx_st_ready Indicates that the Application Layer is ready to accept data. The Application Layer deasserts this signal to throttle the data stream. Attracted waveform describe the behavior of those signals.

Reply