FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5922 Discussions

PCIe Example Design Simulation Failing

Altera_Forum
Honored Contributor II
797 Views

Hi everyone, 

 

I am getting stuck simulating the Avalon-MM Hard IP for PCIe for an Arria V GX. I am using the Getting Started with the Avalon-MM Arria V Hard IP for PCI Express part of the User Guide. When I try to simulate(ncsim) it stalls always in the same state and the simulation fails. 

 

# 464 ns Completed initial configuration of Root Port.# INFO: 2657 ns EP LTSSM State: DETECT.ACTIVE# INFO: 3661 ns RP LTSSM State: DETECT.ACTIVE# INFO: 6049 ns EP LTSSM State: POLLING.ACTIVE# INFO: 6909 ns RP LTSSM State: POLLING.ACTIVE# INFO: 9037 ns RP LTSSM State: POLLING.CONFIG# INFO: 9441 ns EP LTSSM State: POLLING.CONFIG# INFO: 10657 ns EP LTSSM State: CONFIG.LINKWIDTH.START# INFO: 10829 ns RP LTSSM State: CONFIG.LINKWIDTH.START# INFO: 11713 ns EP LTSSM State: CONFIG.LINKWIDTH.ACCEPT# INFO: 12253 ns RP LTSSM State: CONFIG.LINKWIDTH.ACCEPT# INFO: 12573 ns RP LTSSM State: CONFIG.LANENUM.WAIT# INFO: 13505 ns EP LTSSM State: CONFIG.LANENUM.WAIT# INFO: 13825 ns EP LTSSM State: CONFIG.LANENUM.ACCEPT# INFO: 13853 ns RP LTSSM State: CONFIG.LANENUM.ACCEPT# INFO: 14173 ns RP LTSSM State: CONFIG.COMPLETE# INFO: 14721 ns EP LTSSM State: CONFIG.COMPLETE# INFO: 16001 ns EP LTSSM State: CONFIG.IDLE# INFO: 16093 ns RP LTSSM State: CONFIG.IDLE# INFO: 16285 ns RP LTSSM State: L0# INFO: 16545 ns EP LTSSM State: L0 

 

After this the simulation stops and fails. 

 

Any ideas? 

 

Thanks.
0 Kudos
0 Replies
Reply