FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5918 Discussions

PCIe endpoint register write not happening - Cyclone V

Altera_Forum
Honored Contributor II
870 Views

Hi, 

 

I use hardcore PCIe IP in Cyclone V device as endpoint. 

 

after link up, I try to write to endpoint memory through root complex controller in processor. 

 

But there is no signal coming out of avalon st rx interface. 

 

the processor returns "completion time out error". After the error occurs, lspci is not working. But in FPGA, link LTSSM is in L0. rx_st_ready, tx_st_ready are asserted. 

 

Please suggest possible root cause of the error to debug further. 

 

Thanks, 

Aj.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
96 Views

 

--- Quote Start ---  

Hi, 

 

I use hardcore PCIe IP in Cyclone V device as endpoint. 

 

after link up, I try to write to endpoint memory through root complex controller in processor. 

 

But there is no signal coming out of avalon st rx interface. 

 

the processor returns "completion time out error". After the error occurs, lspci is not working. But in FPGA, link LTSSM is in L0. rx_st_ready, tx_st_ready are asserted. 

 

Please suggest possible root cause of the error to debug further. 

 

Thanks, 

Aj. 

--- Quote End ---  

 

 

Hello Aj, 

 

I worked on the same thing. I was able to write to my endpoint. Please list all your steps and settings in detail, maybe minor issue in configuration?
Reply