FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5750 Discussions

PCIe hard IP - MSI-X Capabilities are incorrect

Altera_Forum
Honored Contributor I
765 Views

Hello, 

 

I'm using the PCIe hard IP on a Cyclone IV GX device. I enabled MSI-X and configured MSI-X Capabilities using the Megawizard. The actual contents of the implemented capability registers seem to be scrambled somehow. For example, the table size value appears at the LSB of the PBA pointer. Table offset and PBA offset also appear at different places. The "Capability ID" (0x11) and the "Next Pointer" (0x78) are correct however. 

 

IP Core Version: 11.1 Build 259 

 

Any help is appreciated. 

Ralf
0 Kudos
0 Replies
Reply