PCIe link training fails, CV_DE1(rootport) <-> CVGT (endpoint)

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PCIe link training fails, CV_DE1(rootport) <-> CVGT (endpoint)

925 Views

Hi All!

I faced with the task to build a PCIe based system. For debugging a rootport part of the system I use Terasic DE1 Cyclone V GX based board equipped with special rootport<->hsmc (x1) daughter card I've developed.

Altera Cyclone V GT board is used as an endpoint.

I tested duplex data transmission through the link using simple transmitter based projects (2.5GBps). The system works well)

I check ltssmstate to view the current state of both boards when I use PCIe based projects and try to get L0 state.

The problem is that the CVGT board (endpoint) get the state ltssmstate==1 and then 2 on having got the PERSTn from root. At the same time DE1 (rootport) get ltssmstate==1 at first and finally became zero (see attachments).

How can I debug this?

Thanks in advance!!!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.