FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

PCIe wake up time below 100 ms with Aria 10

NBaje
Beginner
849 Views

I am using a 10AX032H2F35E1HG with HIP PCIe core in Autonomous mode and active serial x4 configuration. The Soft logic for RX polarity inversion is enabled. Does this guarantee the wake up time below 100 ms?

0 Kudos
3 Replies
xytech
New Contributor I
103 Views

In <ug01145_a10_pcie_avmm> doc, it clearly states that "Autonomous Mode" can satisfy pcie 100ms wake up time as long as user choose the specific hard pcie IP on bottem side. this info is on section 12.2. hope this helps....

 https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_avmm.pdf

 

NBaje
Beginner
103 Views

​Yeah, sure. But there is an soft RX fix for polarity inversion on Aria 10. Soft RX fix make me think that will be loaded latter.

Thanks for reply.

xytech
New Contributor I
103 Views

I guess you are refer to UG-01143 section 2.9.1.8 for RX Data polarity inversion function. I did not use this before, so not sure whether this will delay the PCIe boot time.

Official confirmation should come from Intel. From my experience, some questions posted on this forum will be well-answered by Intel, but sometimes you need to wait. anyway, good luck.

Reply