FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6448 Discussions

PCi Express - Latency

Altera_Forum
Honored Contributor II
‎04-14-2013 08:14 AM
1,175 Views

Hi 

I'm using the chinning dma reference design generated by the MegaWizard tool. 

(Hard IP V 12.1) 

 

  1. Dose someone can help me, how can I measured the latency on the PCIe HIP. 

  2. Dose someone have an experience with this design, I heard that there is a gaps in the DMA, it is right? Can I trusted the this ref or I need to write my own application layer 

 

 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.