FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

PCi Express - Latency

Altera_Forum
Honored Contributor II
803 Views

Hi 

I'm using the chinning dma reference design generated by the MegaWizard tool. 

(Hard IP V 12.1) 

 

  1. Dose someone can help me, how can I measured the latency on the PCIe HIP. 

  2. Dose someone have an experience with this design, I heard that there is a gaps in the DMA, it is right? Can I trusted the this ref or I need to write my own application layer 

 

 

Thanks.
0 Kudos
0 Replies
Reply