FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Partial PCIe IP

Altera_Forum
Honored Contributor II
1,108 Views

Is there any way to use “partial” PCIe IP? 

For example, I may only need the PHYMAC (LTSSM) from the IP and 

want to implement my own DLL and TL logic?
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
81 Views

there is a PHY IP core, but i think it only supports Stratix V. its possible that other V families get support

Altera_Forum
Honored Contributor II
81 Views

Any link to the Stratix V PHY IP?

Altera_Forum
Honored Contributor II
81 Views
Altera_Forum
Honored Contributor II
81 Views

Stratix V PHY IP has no PHYMAC component, it has only PMA+PCS. 

To add PHYMAC, I could use the PCIe IP. However, there is no easy way 

to strip out the logic that I don't need. I have my own TL and DLL logic.
Altera_Forum
Honored Contributor II
81 Views

oops, my mistake

Reply