Problem about Tse loop back .

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Problem about Tse loop back .

1,007 Views

I use sgdmatx Tse sgdmarx test system. Tse set 32bit boundary loop back . I can receive data .for example. Tx data is Ethernet frame 00 00 ff ff ff ff ff ff ...... Receive data is 00 00 ff ff ff ff ff ff ..... The two zero bytes of txdata is for alignment . My question is if I did not set loop back ,the two zero bytes will be sent to rgmii as part of frame data?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.