FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Problem solved

JAlin
Beginner
‎02-19-2019 10:13 AM
1,158 Views

Caused by combination of bugs elsewhere.

0 Kudos

Link Copied

1 Reply
Nathan_R_Intel
Employee
‎02-20-2019 04:50 PM
537 Views
Hie, Does the problem still exist? This is not a known issue. If problem still exist, then could you load your Quartus design for me to check the design connection? Regards, Nathan
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.