Qsys Pci Express HIP Avalon MM interface

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Qsys Pci Express HIP Avalon MM interface

900 Views

I'm using Quartus 11.0sp1 to generate the Hard IP pci express core. The avalon MM interface does not have a separate read byte enable, burstcount and address. In my Quartus 9.0 SOPC builder the DMA bridge contained separate read and write interfaces. Can I still do simultaneous read and write bursts as with the soft IP in Q9.0 ?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.