FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5981 Discussions

Qsys ST to MM converter

Altera_Forum
Honored Contributor II
1,080 Views

Is there a block in Qsys which will convert an avalon streaming interface to a Memory Mapped Master ? 

 

thanks,
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
115 Views

For low speed traffic the on-chip memory based FIFO would work. It's fairly limited though (32-bit only when performing ST-->MM or MM-->ST). If you need a different data width creating a custom FIFO to do this is trivial. 

 

For high speed traffic take a look at the SGDMA. You can use a descriptor to describe moving 'x' number of bytes from MM to ST or the other way around. If you want a simpler API you can try the Modular SGDMA posted in at www.alterawiki.com which supports the same type of transfers.
Reply