FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6541 Discussions

Quartus MSGDMA core when used between Memory Mapped and Avalon ST transfers

nigelkgordon
Beginner
1,335 Views

The Quartus MSGDMA core when used between Memory Mapped and Avalon ST transfers.

I am able to enable packet support with the Channel interface on the Avalon-ST side but how does Channel number get interpreted/generated by the IP core?

If it does nothing then what is the point of the option?


0 Kudos
9 Replies
Kenny_Tan
Moderator
1,309 Views

Hi Nigel Gordon,


Just to let you know that we have receive your case, we will need sometime to investigate into this.


Thanks


0 Kudos
EBERLAZARE_I_Intel
1,251 Views

Hi,


When used as Memory Mapped and Avalon ST transfers, the multi channel settings will be available, it is use to when u also have multi channel Avalon ST to be connected to.


0 Kudos
NGord
New Contributor I
1,236 Views

Yes, but in the ST- Memory Mapped direction, how does the channel bit get translated to Memory Mapped address?
I assume the Channel bit is just ignored?
And in the Memory Mapped to ST direction, how does the channel bit get generated or is it just zero?

0 Kudos
EBERLAZARE_I_Intel
1,180 Views

Hi,


When they are not enabled, the channel bits are 0.


0 Kudos
NGord
New Contributor I
1,160 Views

I dont think you are grasping the question.
Here are two  examples:

(i), for an Avalon -ST to a Memory mapped transfer, if I have one channel bit enabled, which can be set to a 0 or a 1, how does that manifest itself on the Memory mapped interface? Is it ignored?

For a Memory mapped to Avalon-ST transfer, if I have one channel bit enabled, what causes the channel bit to be set to a 0 or a 1?
Is it always a 0?

0 Kudos
ShengN_Intel
Employee
1,089 Views

Hi,

 

(i), for an Avalon -ST to a Memory mapped transfer, if I have one channel bit enabled, which can be set to a 0 or a 1, how does that manifest itself on the Memory mapped interface? Is it ignored?

For MSGDMA with Streaming to Memory-Mapped mode, the channel enabled option will be grey out means can’t be enabled. So I would say that’s right it’ll be ignored.

 

For a Memory mapped to Avalon-ST transfer, if I have one channel bit enabled, what causes the channel bit to be set to a 0 or a 1? Is it always a 0?

For MSGDMA with Memory-Mapped to Streaming mode, if channel enabled with channel width of 1 means ya the channel width bit will be 0 check this link https://www.intel.com/content/www/us/en/docs/programmable/683130/23-3/component-configuration-1-register.html so the number of channel is 1 channel which is CHANNEL_WIDTH + 1

 

Thanks,

Regards,

Sheng

0 Kudos
NGord
New Contributor I
1,044 Views

OK, 

For  Avalon -ST to a Memory mapped transfer, I am satisfied the Channel bits have no affect since the Channel Enable bit is greyed out.

For Memory mapped to a Avalon-ST transfer, I am going to assume that the  Channel bit(s) , when enabled, are always zero. 

0 Kudos
EBERLAZARE_I_Intel
973 Views

Hi,


Do you have any further questions?


0 Kudos
EBERLAZARE_I_Intel
894 Views

Hi,


I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
Reply