FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Query on AVMM protocol

Nagaraju
Beginner
183 Views

What happens to the Avalon MM transaction initiated by master when slave asserts its waitrequest signal high forever. Will transaction be timed out or any other phenomena will take place?

0 Kudos
3 Replies
sstrell
Honored Contributor II
174 Views

(Host = master, agent = slave here)

If the agent is using the waitrequest signal, meaning you can have variable latency controlled by the agent, and that signal is held "forever", then the host must acknowledge that and continue issuing the address and read/write enable (and writedata if its a write) "forever."  There is no provision in the spec for a timeout, though there's no reason why if you're designing a host component that you include a timeout in its design (i.e. counter that counts cycles of waitrequest and releases control signals after a set number of cycles).

SyafieqS_Intel
Moderator
168 Views

Hi Nagaraju,


If the waitrequest signal is high(asserted) forever, there will be NO transaction occur. The cycle becomes a wait-state. address, read, write, and byteenable remain constant. The transfers ONLY complete on the rising edge of the first clk after the slave interface (low) deasserts waitrequest signal.


Thanks,

Regards


SyafieqS_Intel
Moderator
150 Views

Hi Nagaraju,


Any other concern regarding the issue?




Reply