FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5914 Discussions

Quetion for the LVDS at transmitter side

Honored Contributor II

Dear Sir, 


I have a question about the option as the attached file, when 

using MegaWizard to create a LVDS for tx. What is the option 

for? Thanks. 

It will cause an error in my design as below. 


Error: Output port "DATAOUT" of DDIO_OUT WYSIWYG "altlvds_tx_top:altlvds_tx_top|altlvds_tx:altlvds_tx_component|altlvds_tx_top_lvds_tx:auto_generated|altlvds_tx_top_ddio_out:ddio_out|ddio_outa_0" has invalid signal-splitter fan-outs. 





Peter Chang
0 Kudos
0 Replies