[RAPIDIO_II] BIG PROBLEM with Rapidio II Modelsim Simulation TB

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

[RAPIDIO_II] BIG PROBLEM with Rapidio II Modelsim Simulation TB

1,039 Views

Hello,

I am trying to simulate the RapidioII core generated using the Megawizard in the Quartus 13.0.1 SJ edition by following all the steps in the User Guide. I noticed that there is no simple black box of this core that I can use directly in my testbench so I am trying to use the provided sv testbench. I have not succeeded even though I followed these steps :

1. Go into the modelsim directory where the msim_setup.tcl is, launch the msim_setup (my modelsim : Modelsim Altera Starter Edition 10.1d)

2. Set the TOP_LEVEL_NAME rapidio2.tb_rio (the IP has been created with the name rapidio2

3. ld

4. Add waves..

5. run -all.

Doing this, i can see that the reset goes high after a certain time but the rapidio2 cores, sister and the main one, are stuck at port_initialized ='0', which blocks the simulation. How do i remedy this?

Thank you.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.