FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Rapidio IP core

Altera_Forum
Honored Contributor I
769 Views

Hello,when i write data to the Rapidio ip core through IO module's Avalon slave interface ,the signal io_s_writerequest was always high ,can you tell me why ?what may cause the signal io_s_writerequest always high?

0 Kudos
0 Replies
Reply