FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Recovery violations uniphy DDR3

Altera_Forum
Honored Contributor II
1,074 Views

hi,  

 

I Have 3 external DDR3 64-bt interfaces at 500 MHz in a stratix iv, they are setup as one master and 2 slaves, sharing one PLL and a DLL.  

 

Timing is good except for recovery violations (BIG -1.4 ns) on some reset path inside the uniphy core.  

As anyone experienced that problem and found a solution? 

 

thank you,  

 

IT
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
210 Views

This issue is described in the MegaCore IP Library Release Notes and Errata as "Reset Synchronizer May Cause Design to Fail Timing". 

 

You can set on the paths to avoid timing failure: 

set_false_path -from *:rst_controller*|*:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out -to *|*:umemphy|*:ureset|*:ureset_*_clk|reset_reg
Reply