FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5923 Discussions

Reduce the DDR clock below 300 MHz

Moti
Employee
244 Views

Hi

 

I use Quartus 20.3 pro for Stratix10 FPGA, DDR3 1600.

need to config clock below 300MHz  at the IP.

at the DDR datasheet I found that I can run it slower.

I have attached the error I received, is it possible to configure the IP to support slower clock?

 

Thanks.

Moti

 

 

 

0 Kudos
1 Solution
Deshi_Intel
Moderator
213 Views

HI,


Yup, as you can see from your own error screenshot, it's not supported.


Thanks.


Regards,

dlim


View solution in original post

3 Replies
sstrell
Honored Contributor III
229 Views

Are you saying you want to drive the external memory at a lower speed or run the internal logic at a lower speed?  The internal logic runs, based on your current setting, at 1/4 the speed (quarter rate mode) of the external memory clock.  If you're saying you want to run the external memory at a lower speed, then you can't, as the message indicates.

Deshi_Intel
Moderator
214 Views

HI,


Yup, as you can see from your own error screenshot, it's not supported.


Thanks.


Regards,

dlim


Deshi_Intel
Moderator
191 Views

You are welcome !


Reply