FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

Reference clock for TSE

SKon1
Novice
177 Views

Hello,

I'm using an Arria V FPGA with an TSE IP.
What dedicated clock should I use for the IP's "ref_clk" input.
Is it REFCLK vs GXB_REFCLK ?

clocks.JPG

0 Kudos
1 Solution
Deshi_Intel
Moderator
165 Views

Hi,

For best performance, I always recommend to use dedicated Refclk pin which is "Refclk".

GXB_Rx/GXB_Refclk is dual function shared pin where by default it will be used as transceiver Rx pin but user can also op to choose to use it as alternate Refclk pin when you don't have enough Refclk pins to use. (In this case, transceiver Rx function will be disable)    

Thanks.

Regards,

dlim

 

View solution in original post

1 Reply
Deshi_Intel
Moderator
166 Views

Hi,

For best performance, I always recommend to use dedicated Refclk pin which is "Refclk".

GXB_Rx/GXB_Refclk is dual function shared pin where by default it will be used as transceiver Rx pin but user can also op to choose to use it as alternate Refclk pin when you don't have enough Refclk pins to use. (In this case, transceiver Rx function will be disable)    

Thanks.

Regards,

dlim

 

View solution in original post

Reply