FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Registers

Altera_Forum
Honored Contributor II
942 Views

Hi, 

 

I implemented a algorithm using DSP Builder and it has some interactions and acculumators. It needs to wait some time to continue processing by another part of algorithm. 

 

I need some variable or register to store this value. I try to use a DRAM, but it need to treat times of read/write. 

 

Please, can I used one more simple block or another solution to this? 

 

Thanks. 

Oswaldo Fratini Filho
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
53 Views

Use a template in the quartus editor if you only need a few registers. The compiler will convert this to either use LUTs or on chip memory based on size and number of ports.

Reply