FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Reverse Serial Loopback Datapath

Altera_Forum
Honored Contributor II
791 Views

Hi, 

 

I'd like to know if there is way for introducing a module in a Reverse Serial Loopback Datapath, post CDR, between the Receriver PMA and Transmitter PMA. 

 

In the attached drawing is easy to see what I want. In a GbE link I would like to loopback the serial communication and introduce errors according with pattern.  

 

I'm using serial_altgxb_alt4gxb core, if someone could point me out the signal where I could hook my device, I'd be really grateful. 

 

Cheers,
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
87 Views

No, you cannot add anything in that path.

Reply