FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6463 Discussions

SDRAM controller for DE0-nano

Altera_Forum
Honored Contributor II
1,737 Views

Hi, 

 

I wish to add an SDRAM memory controller in qsys for the Cyclone IV E on a DE0-nano development board. It states that the DE0-nano board has 32 MB of SDRAM. When I add the controller, I am not sure which parameters to select like architecture, address width etc. Would anybody know this? Thanks in advance
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
492 Views

The DE0-nano CD-ROM from Terasic has an example, as does the zip file I provided for you in this thread ... 

 

http://www.alteraforum.com/forum/showthread.php?t=45927 

 

Cheers, 

Dave
0 Kudos
Reply