FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

STRATIX 10 PCIE + HARD IP ERROR WHILE SIMULATING EXAMPLE DESIGN ON MODELSIM

rsing108
New Contributor I
469 Views

Hi,

I am trying to simulate the Avalon memory mapped Intel Stratix® 10 Hard IP+ for PCIE example design for Stratix 10 MX by following the instructions of https://www.intel.com/content/www/us/en/programmable/documentation/sox1520633403002.html#xvu15206332..., but while running "ld_debug" command I am getting errors like 

# ** Error: /tools/Intel/quartus_pro/19.3.0.222/quartus/eda/sim_lib/ct1_hssi_atoms.sv(5646): Questa has encountered an unexpected internal error: ../../src/vlog/vgenexpr.c(12502). Please contact Questa support at http://supportnet.mentor.com/
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.

I tried this using both quartus pro 19.3 and 19.4.

my modelsim version is 10.5c

Also, attaching the full transcript.

0 Kudos
7 Replies
BoonT_Intel
Moderator
443 Views

Hello Sir,


I tried to generate the STRATIX 10 PCIE + HARD IP example design and run in modelsim, I can run successfully. Below is the transcript.

Look on the error on your side, seem like the error is generate from the simulator but not the IP file. You should contact the simulator (mentor) for help.


----------------------------------

# INFO:     137284 ns DMA Write: Got Status                                        

# original data is 00000000000000020000000400000006

# write back data is 00000000000000020000000400000006

# INFO:     137294 ns Passed: 4096 same bytes in BFM mem addr 0x00008000 and 0x00004000                  

# Finished comparison!

# SUCCESS: Simulation stopped due to successful completion!

# Simulation passed

# ** Note: $stop  : ../../../ip/pcie_ed_tb/DUT_pcie_tb_ip/altera_pcie_s10_tbed_191/sim/altpcietb_g3bfm_log.v(124)

#  Time: 137294610 ps Iteration: 0 Instance: /pcie_ed_tb/dut_pcie_tb/dut_pcie_tb/g_bfm/p_dut_ep/altpcietb_bfm_top_rp/g_bfm/genblk1/rp/inst/apps/g_root_port/genblk1/drvr

# Break in Function ebfm_log_stop_sim at ../../../ip/pcie_ed_tb/DUT_pcie_tb_ip/altera_pcie_s10_tbed_191/sim/altpcietb_g3bfm_log.v line 124


rsing108
New Contributor I
441 Views

Thanks @BoonT_Intel ! Can you share what version of modelsim and quartus you are using?

BoonT_Intel
Moderator
438 Views

Hi Sir,

Here is the version.


acds/20.2/50,modelsim_se/2020.2



rsing108
New Contributor I
437 Views

Thanks @BoonT_Intel . I think there is an issue with the modelsim version 16.5c I am using. Will try updating to a newer version and post an update. Thanks for you help.

BoonT_Intel
Moderator
430 Views

Noted and thanks.


rsing108
New Contributor I
421 Views

Updated my modelsim version to 10.6g. The issue is fixed now. Thanks @BoonT_Intel for all your help.

BoonT_Intel
Moderator
419 Views

Good to know. Thanks.


Reply