STX V PCIE Configuration Issue

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

STX V PCIE Configuration Issue

1,109 Views

Hi,

I am facing a problem while trying configuration write (type1) using gen3 rootport. I simply generated the rootport and endpoint (both gen3 stx V) from megawizard and connected them. After link up I tried a configuration write type0 and get a corresponding completion without data. Then I tried configuration write type1 but this time I didn't get the completion. I have checked the qword alignments as I already been using old gen2 rootport and endpoint for my simulations.

Also In their generated example, they didn't tried configuration write type1 so I am in doubt whether this new rootport support type1 configuration or not

Any related info will be highly appreciated

Thanks

Ali Umair

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.