FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Sata/sas

Altera_Forum
Honored Contributor II
1,300 Views

Hi all. 

My question is about the interface of SATA/SAS. I use megafunction Stratix V Transceiver Native PHY. 

 

 

I understand that the bus tx_parallel_data[63..0] is used as data bus and the utility bus signals. But unfortunately, I can't understand how divided the address space on the external drive. 

 

 

For example: I want to record 32-bit word at some address 0x10. What should I record in this case, on the bus tx_parallel_data[63..0]?:confused: 

 

 

Can anyone explain the principle of exchange of information with the external drive? Or give an example? I was looking at the V-Series Transceiver PHY IP Core User Guide, but the answer to my question is not found (https://www.altera.com/en_us/pdfs/literature/ug/xcvr_user_guide.pdf). 

 

 

Thank you in advance. 

 

Regards, Andrey.
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
134 Views

If I understand right, you are asking about SATA protocol. That's beyond physical layer transceiver specifications. "Serial ATA Revision 3.0" is the present standard.

Altera_Forum
Honored Contributor II
134 Views

I have the same question, can anyone suggest one application note, if it exists, or something similar can help to design Sata protocol?

Altera_Forum
Honored Contributor II
134 Views

FvM, 

But if you look on megafunction. 

How to write data to avalon bus? 

Do I need to write control words on bus avalon?
Altera_Forum
Honored Contributor II
134 Views

gabrizio (https://www.alteraforum.com/forum/member.php?u=109439), 

 

If I understand correctly, it is a communications Protocol that SATA. Here is written at a low level bytes of instructions and data bytes. 

[url]http://www.lttconn.com/res/lttconn/pdres/201005/20100521170123066.pdf (http://www.lttconn.com/res/lttconn/pdres/201005/20100521170123066.pdf) [/URL]
Altera_Forum
Honored Contributor II
134 Views

 

--- Quote Start ---  

gabrizio (https://www.alteraforum.com/forum/member.php?u=109439), 

 

If I understand correctly, it is a communications Protocol that SATA. Here is written at a low level bytes of instructions and data bytes. 

[url]http://www.lttconn.com/res/lttconn/pdres/201005/20100521170123066.pdf (http://www.lttconn.com/res/lttconn/pdres/201005/20100521170123066.pdf) [/URL] 

--- Quote End ---  

 

 

Thank you zHedgehoGz, I will check the link you sent me.
Altera_Forum
Honored Contributor II
134 Views

 

--- Quote Start ---  

Thank you zHedgehoGz, I will check the link you sent me. 

--- Quote End ---  

 

Write here if you reach the result please.
Reply