FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

Seriallite II C2C Issue

Altera_Forum
Honored Contributor II
767 Views

Hi, 

 

I'm working on setting up the seriallite II ip to send data collected on one FPGA to another on the arria v dual FPGA development board. I have a transmitting seriallite core on one FPGA and a receiving one on the other, they are sending and receiving data in streaming mode. The transmitting core seems to be working correctly, however the receiving core doesn't lock onto the incoming data (rx_is_lockedtoref does not get asserted). Any idea why this lock is not being established? I've attached some waveforms and rtl viewer screenshots to this message.  

 

Regards, 

Arash
0 Kudos
0 Replies
Reply