FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Seriallite ii IP works in full duplex, stream mode. Although stat_rr_link is low, the data can still be received correctly. Whether or not in this mode, the connection is established independently of the indication of the pin

LXI001
Beginner
288 Views
 
0 Kudos
1 Reply
Nathan_R_Intel
Employee
134 Views

Hie,

 

Could you help re-phrase your question as its not clear.

Are you having a concern that stat_rr_link is not asserted but data can be received correctly in full duplex mode?

The data can be received correctly if word boundary is determined on receiver side after word alignment is achieved.

stat_rr_link is status signal to indicate that link is enabled. Hence, for proper operation do ensure the stat_rr_link is asserted.

 

Regards,

Nathan

 

 

 

Regards,

Nathan

Reply