FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Shared IP - Stack Based Micro + assembler + testbench

Honored Contributor II



I was trying to post this to shared IP forum, but i wont let me? Anyway I hope posting here is ok 


This is something I have been working for a little while - a simple 16 bit micro with an assembler, it is stack based so runs forth type code. 


The core is around 380LE in a 3C5F256C8 and runs at 87MHz running code. 


The top level is a micro+ram+timer+small pio - the micro responds to interrupts from the timer for demo purposes. 


Top level compiles to 606LE + 4M9k blocks - and can be cut down to run an a MAX V/ MAX II device probably EPM1270. 


Update : More work done on core, testbench etc - new attachment
0 Kudos
0 Replies