FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6445 Discussions

Simple IP creation fail

Altera_Forum
Honored Contributor II
‎02-13-2018 10:37 AM
1,049 Views

Hello all, 

 

I am trying to create an IP component for the need of a project (home-made avalon master ans simulation with slave BFM). 

Under the component editor of Platform Designer/Qsys, I run into some error when adding my hand-written master and analyzing it: 

Error: Family Cyclone 10 GX is not installed Error: Error (P0): Flow failed: Current design not found Info: Warning: Quartus Prime Synthesis was unsuccessful. 2 errors, 0 warnings  

 

However, as I only want to use this component for my Arria 10-based project, I don't need any Cyclone (nor Stratix) family components. 

Is it possible to bypass this checks ? 

I would be glad not not have to install the other two families for nothing ... 

 

I attached the complete Qsys log if relevant. 

 

Thanks !
Preview file
4 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-13-2018 01:28 PM
259 Views

Some update: installing the device bundle solved the issue, but this is not surprising. 

However, I still would like to uninstall the ~50Gb I downloaded "just to see"! Any clue on a bypass?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.