FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Simple Socket Server PCS Mode Disabled

JLee25
Novice
238 Views

Hi,

I am using C10 GX in custom board for TSE IP core.

My configuration is TSE + LVDS.

After download the image, the connection is not work.

From EDS, it prints out "PCS SGMII mode disabled" as attached below.Msg.pngWhere I can find information to debug this?

 

Please help!

 

Thank you!

 

BRs,

Johnson

0 Kudos
5 Replies
JLee25
Novice
113 Views

Hi,

I forgot to mentioned that I am using Quartus 19.2.0 for this build.

 

BRs,

Johnson

CheePin_C_Intel
Employee
113 Views

Hi Johnson,

 

Sorry for the delay. Thanks for your clarification. Please allow me some time to further look into it.

CheePin_C_Intel
Employee
113 Views

Hi,

 

To ensure we are on the same page, just would like to clarify if you are using HPS TSE IP or if you are using normal FPGA TSE IP? If you are using normal FPGA TSE IP, just wonder if you have had a chance to test enabling the SGMII_ENA register bit. You may refer to section 5.2.5. If_Mode Register (Word Offset 0x14) in the TSE user guide forfurther details.

 

Thank you.

JLee25
Novice
113 Views

Hi CheePin,

Thank you!

 

I will check the FPGA TSE IP core mode register as mentioned.

 

BRs,

Johnson

CheePin_C_Intel
Employee
113 Views

You are most welcome

Reply