FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Simulation, UniPHY, Calibration

Altera_Forum
Honored Contributor II
1,189 Views

DDR3 UniPHY. 

 

Can't seem to get Quick or Full calibration working in simulation. 

Any ideas / pointers to how to get calibration to show up in simulation? 

 

 

 

How do I know? MRS[1] never gets writing leveling bit. 

And with or without calibration I always see the wrong write signal timing. 

 

 

 

The reason to try: the timing of the write signals are wrong at the memory interface. 

DQS and DQ seem to occur about 1/3 of a cycle too soon, before 

DQS should based on write CAS latency of 6.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
73 Views
Altera_Forum
Honored Contributor II
73 Views

Yep, I have. 

 

I have gone as far as editing the _p0 and _pll0 .sv files in the Qsys-generated project, 

basically adding 

 

define ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL 0 

 

And indeed the simulation says using regular PLL and EMIF instead of fast. 

But nevertheless, it seems like no actual calibration happens.
Reply