FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Simulation for example design - HDMI IP in QUARTUS --Not generated

Yossi1
Employee
192 Views

I am trying to generate a design simulation for Stratix10 HDMI  example design in Quartus but this option is blocked. I am using - 
Can you assist with this issue...?

Yossi1_0-1618899699260.png

Yossi1_1-1618899875026.png

 

 

0 Kudos
3 Replies
BoonT_Intel
Moderator
177 Views

Hello Sir,

The reason is that simulation does not support I2C i/f. Go to the "IP" tab, scroll down and untick "Include I2C master/slave" then you will see the simulation box is visible.


Yossi1
Employee
148 Views

It's working....!!

Thank you!!!

BoonT_Intel
Moderator
153 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply