FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

Single rate FIR is not synthesizable.

Altera_Forum
Honored Contributor II
791 Views

Hi, my name is itay. 

I have a weird problem with the DSPBA: 

When I open the demo_AD9578 it compiles and run perfectly. 

I actually copy the same filter to my own model and I also  

make sure that all of the inputs are the same format. 

 

input is sfix(16)_En(15), 

coefs are the same, 

there are 17 symmetrical coefs (exactly the same as the demo), 

valid is boolean, 

ch is uint8, 

FPGA is stratix IV. 

 

When I run my model it doesn't compile and gives me the next error: 

"Found a non-synthesizable block in the synthesizable block" 

and points to the Single_Rate_Fir. 

 

What can be wrong? I am a bit frustrated about it, cause i am  

working on it for several days. 

 

thanks ahead, 

Itay.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
84 Views

If you attach your model here, it will be much easier to see what's wrong. 

 

From your description, everything seems fine.
Reply