FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Some questions in FIFO IPcore, I use the EP4CE55F23I7

Altera_Forum
Honored Contributor II
1,613 Views

HI i have some question...In my project, I use fifo ipcore, when I use the depth of 8192,4096 or 2048, the data I read is correct, but after increasing the depth, such as 32768,65536 or bigger, the data read out is wrong, it is almost wrong. I use signaltap ii analysis, data is right to write , but not to read.....10bit fifo. and FPGA is Cyclone IV EP4CE55F23I7.....waiting for your reply. thanks

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
86 Views

Is the same issue observed in Modelsim simulation?

Altera_Forum
Honored Contributor II
86 Views

Thanks for your reply.....I solved the problem by using the logiclock to lock the fifo memory. Thanks a lot

Altera_Forum
Honored Contributor II
86 Views

Did the design have any timing failures reported in timequest?

Reply