FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

Stratix 10 DCFIFO Reset

DanD
Beginner
255 Views

The Embedded Memory User Guide states the following about resetting an SCFIFO or DCFIFO:

 

"During power up, the registers in Intel Stratix 10 devices are in undefined power and
reset states. To guarantee correct functionality, reset the FIFO Intel FPGA IP core upon
completion of configuration by asserting either the sclr or aclr signal. Reset is not
required if sclr or aclr signal is not used in the FIFO Intel FPGA IP core."

 

I'm confused about the last sentence. What does 'not required' and 'not used' mean in this context?

 

I'm taking 'not used' to mean:

1. Choose not to include sclr/aclr in the IP Catalog FIFO SCFIFO or DCFIFO generator

2. Tie aclr/sclr to '0' in a manually instantiated SCFIFO or DCFIFO component

 

 

 

0 Kudos
3 Replies
SyafieqS
Moderator
214 Views

Dan,


Did you manage to work on this?


DanD
Beginner
197 Views

Hello -

Yes I have worked on this a bit. Can you confirm that, if reset is not included by either of these methods:

 

1. Choose not to include sclr/aclr in the IP Catalog FIFO SCFIFO or DCFIFO generator

2. Tie aclr/sclr to '0' in a manually instantiated SCFIFO or DCFIFO component

 

that there's a chance the FIFO may not function properly?

SyafieqS
Moderator
139 Views

Daniel,


Checking this internally since I am not a embedded expert. Will come back to you with updates


Reply