FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6425 Discussions

Stratix 10 GX 25G Ethernet Intel FPGA IP is not estabiling link with the NIC E810

Prathyusha_Gandi
Employee
747 Views

Stratix 10 GX board has been connected to NIC E810 using QSFP and 25G Ethernet Intel FPGA IP example design is implemented on the board.

Board is programmed with the bit file but still the link is not established with the NIC, showing the status as DOWN.

 What is the reason for the status being DOWN? How to establish the link? 

link_down.PNG

0 Kudos
3 Replies
Paveetirra_Srie
Employee
672 Views

Hi Prathyusha_Gandi,


Apologize for the delay.

I am still liaising with our engineering team on this issue and will let you know as soon as I have feedback.


Regards,

Pavee



0 Kudos
Paveetirra_Srie
Employee
646 Views

Hi,


Good day.

May I know what Quartus version that you're using?


Regards,

Pavee


0 Kudos
Paveetirra_Srie
Employee
617 Views

We do not receive any response from you to the previous question that I have provided. This thread will be transitioned to community support. 

If you have a new question, feel free to open a new thread to get the support from Intel experts. 

Otherwise, the community users will continue to help you on this thread. 

Thank you.


0 Kudos
Reply