FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6159 Discussions

Stratix IV GX Transceiver Dynamic Reconfiguration MIF files

Honored Contributor II

I have a design implementing a triple rate SDI receiver. I'm looking at the mif file included with the AN600 reference design and I'm seeing where they've modified some of the words, but I'm looking for some documentation on what each of those words are and what they control in the transceiver. 


I'm not seeing anything clearly outlining the register map in the SIV handbook.
0 Kudos
0 Replies