FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5876 Discussions

Stratix IV GX Transceiver Dynamic Reconfiguration MIF files

Altera_Forum
Honored Contributor I
782 Views

I have a design implementing a triple rate SDI receiver. I'm looking at the mif file included with the AN600 reference design and I'm seeing where they've modified some of the words, but I'm looking for some documentation on what each of those words are and what they control in the transceiver. 

 

I'm not seeing anything clearly outlining the register map in the SIV handbook.
0 Kudos
0 Replies
Reply