FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

Stratix V PCIe - Gen3 Example Design

Altera_Forum
Honored Contributor II
‎01-24-2013 12:02 PM
1,140 Views

Dear all, 

 

I generated the simulation files for stratix v PCIe HIP using Qsys. The endpoint successfully links up to gen3 but only at a single lane(lane 0). Is this the limitation of example design or do I need further reconfiguration? 

 

Kindly assist 

 

Abdul Rafay
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-01-2015 07:35 AM
306 Views

Firstly you may need look into the gen3 core configuration in that design, see if it is Gen3x1, Gen3x4, or gen3x8?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.