FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

Stratix iv GX PCIE RootPort Testbench

Altera_Forum
Honored Contributor II
765 Views

Hi all, 

 

Has anyone already used the qmegawiz to generate the pcie as rootpoint and simulated it ? 

 

I used the qmegawiz with version 10.1 to generate a rootpoint pcie, but I did't see any files related to the testbench of it. For example, there are no files named "<variation_name>_rp_testbench" or "altpcietb_bfm_vc_intf_ast". 

 

Should we need a special qmegawiz to generate the rootpoint pcie simulation ? 

 

Thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
78 Views

have you solved it?

Reply