FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Synchronous multiple ports fifo

Altera_Forum
Honored Contributor II
835 Views

Hi All 

 

Is there any megafunction for multiple inputs and single output ports fifo based synchronized queue? OR Can anyone suggest other alternative ways? 

 

Thanks
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
81 Views

No. That is something you will have to build yourself.

Altera_Forum
Honored Contributor II
81 Views

Thanks for your reply. 

 

Can you help with this?  

 

I have one module with one input port. But input put for this module can come from multiple other modules. I should take the input FIFO basis. 

 

Thanks.
Altera_Forum
Honored Contributor II
81 Views

Then you will need to work out some way to arbitrate between the sources. 

What rate are they all running at?
Altera_Forum
Honored Contributor II
81 Views

usually 100MHz

Reply