PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Is there any megafunction for multiple inputs and single output ports fifo based synchronized queue? OR Can anyone suggest other alternative ways? Thanks
Can you help with this? I have one module with one input port. But input put for this module can come from multiple other modules. I should take the input FIFO basis. Thanks.
