FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

TSE - Extending PHY support

Altera_Forum
Honored Contributor II
841 Views

Hello, 

according to http://www.altera.com/literature/ug/ug_ethernet.pdf user guide, there are only 4 PHYs supported by default: 

■ National DP83848C (10/100 Mbps) 

■ National DP83865 (10/100/1000 Mbps) 

■ Marvell 88E1111 (10/100/1000 Mbps) 

■ Marvell 88E1145 (Quad PHY, 10/100/1000 Mbps) 

 

I want to use other PHYs in my design (eg. Realtek, Micrel or Marvell, but other chips that are not mentioned in the list). There is an example of low level structure, but maybe there is someone succeeded extending the available PHY support list? A working example would be perfect. Maybe someone have additional documentation?
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
89 Views

It is easy to add support for more PHYs in the driver. You just need to provide a few functions to initialize the PHY and detect the link speed. Nothing really complicated.

Altera_Forum
Honored Contributor II
89 Views

Hm, did You succeed in doing such thing? I hope the structure provided in the TSE UG is enough to add PHY support or I need to know something more?

Altera_Forum
Honored Contributor II
89 Views

I don't remember exactly how we did it but basically IIRC you just need to provide a structure describing your PHY and use a driver function to add it to the supported PHY list. You can take the code from one of the existing PHYs and modify it.

Altera_Forum
Honored Contributor II
89 Views

Great, thanks! Now we'll decide about the sample chip, then board design and I will get bet to the results.

Reply